Reference. Toleo: Scaling Freshness to Tera-scale Memory Using CXL and PIM
Cite
Cited by (1)
Confidential computing for population-scale genome-wide association studies with SECRET-GWAS rosenblum-2025-confidential
Cites 65 works (0 here)
External (65)
- TPC-C Benchmark (2024)
- Nvidia bluefield networking platform (2024)
- Nvidia gh200 grace hopper superchip (2024)
- RedisLabs/memtier_benchmark: NoSQL Redis and Memcache traffic generation and benchmarking tool (2024)
- Smartnic security isolation in the cloud with s-nic (2024)
- Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (2023)
- Machine learning with confidential computing: A systematization of knowledge (2023)
- 4th Gen AMD EPYC processor architecture white paper (2023)
- Llama 2: Open foundation and fine-tuned chat models (2023)
- Insight into cxl 2.0 security features and benefits (2022)
- Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System (2022)
- Aquabolt-xl hbm2-pim, lpddr5-pim with in-memory processing, and axdimm with acceleration buffer (2022)
- LoopPoint: Checkpoint-driven sampled simulation for multi-threaded applications (2022)
- What designers need to know about hbm3 (2022)
- Compute Express Link (CXL): Enabling Heterogeneous Data-Centric Computing With Heterogeneous Memory Hierarchy (2022)
- Supporting Intel SGX on Multi-Socket Platforms (2022)
- SoftVN: Efficient memory protection via software-provided version numbers (2022)
- TNPU: Supporting Trusted Execution with Tree-less Integrity Protection for Neural Processing Unit (2022)
- Common terminology for confidential computing (2022)
- TEE Device Interface Security Protocol (TDISP) (2022)
- Runtime encryption of memory with intel tme mk (2021)
- Aquabolt-XL: Samsung HBM2-PIM with in-memory processing for ML accelerators and beyond (2021)
- BlockHammer: Preventing RowHammer at low cost by blacklisting rapidly-accessed DRAM rows (2021)
- Common Counters: Compressed Encryption Counters for Secure GPU Memory (2021)
- PPFL: Privacy-preserving Federated Learning with Trusted Execution Environments (2021)
- GenomicsBench: A benchmark suite for genomics (2021)
- A framework for privacy-preserving genomic data analysis using trusted execution environments (2020)
- Spectre attacks: Exploiting speculative execution (2020)
- DRAMsim3: A Cycle-Accurate, Thermal-Capable DRAM Simulator (2020)
- MGX: Near-Zero Overhead Memory Protection for Data-Intensive Accelerators (2020)
- DR.SGX: Automated and adjustable side-channel protection for SGX using data location randomization (2019)
- SgxPectre: Stealing Intel Secrets from SGX Enclaves Via Speculative Execution (2019)
- D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput (2019)
- Hyrise Re-engineered: An Extensible Database System for Research in Relational In-Memory Data Management (2019)
- Varys: Protecting SGX enclaves from practical side-channel attacks (2018)
- EnclaveDB: A secure database using SGX (2018)
- Morphable counters: Enabling compact integrity trees for low-overhead secure memories (2018)
- MAPS: Understanding metadata access patterns in secure memory (2018)
- VAULT: Reducing paging overheads in SGX with efficient integrity verification structures (2018)
- Foreshadow: Extracting the keys to the Intel SGX kingdom with transient out-of-order execution (2018)
- InvisiMem: Smart memory defenses for memory bus side channel (2017)
- ObfusMem: A low-overhead access obfuscation for trusted memories (2017)
- The gap benchmark suite (2017)
- HBM (High Bandwidth Memory) DRAM Technology and Architecture (2017)
- Intel SGX explained (2016)
- A memory encryption engine suitable for general purpose processors (2016)
- Reducing the Memory Bandwidth Overheads of Hardware Security Support for Multi-Core Processors (2016)
- PoisonIvy: Safe speculation for secure memory (2016)
- Leveraging 3D technologies for hardware security: Opportunities and challenges (2016)
- Towards fast hardware memory integrity checking with skewed Merkle trees (2014)
- Cost and yield analysis of multi-die packaging using 2.5D technology compared to fan-out wafer level packaging (2014)
- Fanout flipchip eWLB (embedded Wafer Level Ball Grid Array) technology as 2.5D packaging solutions (2013)
- Shared last-level TLBs for chip multiprocessors (2011)
- Hybrid memory cube (HMC) (2011)
- Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation (2011)
- Hardware assistance for trustworthy systems through 3-D integration (2010)
- TEC-Tree: A low-cost, parallelizable tree for efficient defense against memory replay attacks (2007)
- The XTS-AES tweakable block cipher, an extract from IEEE Std 1619-2007 (2007)
- Parallelizable Authentication Trees (2006)
- Authentication Control Point and Its Implications For Secure Processor Design (2006)
- Caches and hash trees for efficient memory integrity verification (2003)
- A digital signature based on a conventional encryption function (1987)
- Explaining cxl: Memory pooling and sharing
- Compute express link (cxl) 3.0 specification
- Intel total memory encryption (Intel TME)